As more and more cores are integrated on a single chip, power consumption has become an important problem in system-on-a-chip (SoC) design. Multiple supply voltage (MSV) design is one of popular solutions to reduce power consumption. We propose a new method that determines voltage level of cores before floorplanning stage. Besides, our algorithm includes a new approach to optimize wire length and the number of level shifters without any significant decrease of power saving. In simulation, we achieved 40-52% power saving and a considerable improvement in runtime, whereas an increase in wire length and area is less than 8%.
In recent years, reduction of power consumption is an important issue in system-on-a-chip (SoC) design because more and more IP cores are integrated on a single chip and the power density is increased. Power consumption is mostly divided into static power and dynamic power, and the dynamic power is proportional to the square of the supply voltage. Therefore, multiple supply voltage (MSV) designs lowering the supply voltage of each core are widely used to reduce power consumption.
In MSV floorplanning step, each core is assigned to a specific voltage level, and contiguous cores with same voltage level are partitioned into same group called voltage islands. These voltage islands enable different voltages to be supplied to different areas on a chip, whereas it makes design complexity more complicated. For example, a level shifter which causes additional power consumption and area has to be inserted to interconnect from a low voltage core to a high voltage core. Moreover, power network complexity also has to be considered. There are several previous papers addressing MSV floorplanning. A common goal of these papers is to optimize area, wire length and power consumption simultaneously. Mak and Chen in [1] generated a few candidate floorplan solutions based on area and wire length. Then voltage island partitioning that determines the voltage level of cores was implemented to find the best solution between them using ILP. Ma and Young in [2] proposed voltage island partitioning algorithm performed during floorplaning. Whenever cores are moved, voltage island partitioning is performed. However, there is a weakness in previous works. The rest voltage island partitioning steps except for the best case are not used and eventually waste a lot of time [3] .
In In the first step, voltage assignment problem, we are given a set of cores and a netlist of cores. Each core has a power table that includes the legal voltage levels of the core and the corresponding power consumption as shown in table 1. We assume that the legal voltage levels of each core are determined independently regardless of other cores like [1] , [2] , [3] and [4] . Our goal of this step is to decide the proper voltage level for each core. In voltage assignment problem, our goal is to decide the voltage level of cores such that total power saving, total wire length and the number of level shifters are optimized at the same time. Power consumption is determined by the voltage level of cores, and the number of level shifters is calculated by the number of interconnects from the low voltage core to the high voltage core. However, it's difficult to compute total wire length precisely because the position of cores is not determined before floorplanning. Therefore, we predict wire length through the number of interconnects. If a core had a lot of interconnects with other cores in the same voltage island, wire length would be small, because cores are contiguous when they are in the same voltage island. On the other hand, if a core had a lot of nets with other cores in the other voltage islands, wire length would be long. We define notations used in this problem below. Ø Core c has a set c.setN { Nc(1), Nc (2) Ø CUR_P C denotes the current total power
consumption.
An outline of voltage assignment step is presented in Fig. 1 . In this step, the voltage level of cores is changed to improve wire length and the number of level shifters while CUR_PC is increased from MIN_PC to MAX_PC. However, increase of power consumption is not a problem because MAX_PC still causes significant power saving. In other words, our power consumption without any significant increase in wire length. more. In L13-L15, it prevents CUR_PC from being larger than MAX_PC since it is difficult to predict the final value of CUR_P C. Where pLS is power consumption of a level shifter. In other words, power consumption of the level shifter as well as core is taken into account.
There are 3 cases in function COSTc(c.CIV,j). In case 1, the voltage level of core c is changed to minimize wire length regardless of variation of COST c CVI j P j P c CVI P c CVI j 
Where A denotes total area, WL denotes total wire length, and PN denotes power network routing resource (0 ≤ α, β, γ ≤ 1, α+β+γ=1). PN is computed by HPWL of bounding boxes containing same voltage cores like [5] .
Ⅳ . S im ula ti o n R es ult s
We did simulations on the linux with 1.6GHz processor and 2GB memory using MCNC benchmarks. Our algorithm is implemented in C++ and based on B*-tree floorplanner [6] . Legal voltage levels of each core are randomly picked up in a set {1.1V, 1.3V, 1.5V, 1.8V} like [1] , and 1.8V is chip-level voltage. We set α, β and γ of floorplan cost function to same value. MAX_P C that determines final total power consumption has a similar value to final power consumption of [2] . Lastly, we suppose power consumption of level shifter is 1, when its switching activity is 1 like [1] . Table 2 shows a comparison between our results and normal B*-tree floorplan results [6] . We obtained 40-52% Power saving. On the other hand, our method increased wire length by 7.294%, area by 2.314% and runtime by 11.874% on average. The results show our algorithm could minimize power consumption without any significant in area, area is less than 4% on average. Moreover, runtime is reduced considerably because voltage assignment wire length and runtime. Table 3 shows a comparison between our results and [1] . Power saving is improved by 8.63% on average, whereas the difference of wire length and to cores is implemented only once unlike other papers. In other words, our algorithm makes a considerable improvement in power saving and runtime. Table 4 shows another comparison. We compared ours and [2] in only power saving and runtime because we could know only power saving and runtime for MCNC benchmarks in [2] . Power saving is almost same, but our method is much faster than [2] especially when the number of cores is large.
Ⅴ. Co n c lus io n
In this paper, we proposed a new method that determines voltage level of cores before floorplanning stage for short runtime. Besides, our algorithm includes a new approach to optimize wire length and the number of level shifters without any significant decrease of power saving. The simulation results show that we obtained a considerable improvement in power saving (40-52%) and runtime. On the other hand, an increase in wire length and area is less than 8%.
